Edgewall Software
Modify ↓

Opened 13 years ago

Closed 13 years ago

#10787 closed defect (invalid)

RTL BUG

Reported by: h.maholingam@… Owned by: Hari Mahalingam
Priority: normal Milestone:
Component: general Version:
Severity: major Keywords:
Cc: Branch:
Release Notes:
API Changes:
Internal Changes:

Description (last modified by anonymous)

RTL Version 3982 FPGA Build version 7/27/12 release

I am working in this PPMU FPGA platfrom test. I didnot find connection REG between internal and external interrupt to CPU. There should be REG to address this port and so far I didnot find this REG. Could you help me?

Attachments (0)

Change History (2)

comment:1 by anonymous, 13 years ago

Description: modified (diff)

comment:2 by Jun Omae, 13 years ago

Component: project → general
Keywords: PPMU removed
Milestone: 1.0
Priority: high → normal
Resolution: → invalid
Status: new → closed
Version: 1.0dev

WrongTrac or test ticket.

Modify Ticket

Change Properties
Set your email in Preferences
Action
as closed The owner will remain Hari Mahalingam.
The resolution will be deleted. Next status will be 'reopened'.
to The owner will be changed from Hari Mahalingam to the specified user.

Add Comment
E-mail address and name can be saved in the Preferences .
Attachments ↑ Description ↑
 
Note: See TracTickets for help on using tickets.